AbstractÐIn 1972, Reddy showed that the binary circuits realizing Reed-Muller canonical form are easily testable. In this paper, we extend Reddy's result to multiple-valued logic circuits, employing more than two discrete levels of signal. The electronic fabrication of such circuits became feasible due to the recent advances in integrated circuit technology. We show that, in the multiple-valued case, several new phenomena occur which allow us to asymptotically reduce the upper bound on the number of tests required for fault detection, but make the generation of tests harder.
INTRODUCTION
IN recent years, there have been major advances in integrated circuit technology which have both made feasible and generated great interest in electronic circuits which employ more than two discrete levels of signal. Such circuits, called multiple-valued logic circuits, offer several potential opportunities for the improvement of present very-large scale integrated (VLSI) circuit designs. Serious difficulties with limitations on the number of connections of an integrated circuit with the external world (pinout problem), as well as on the number of connections inside the circuit encountered in some VLSI circuit synthesis, could be substantially reduced if signals in the circuit are allowed to assume three or more states rather than only two. Apart from this reduction in the interconnection problem, applying multiple-valued logic to logic design has also been shown to allow enhancing circuit performance in terms of chip area [4] , [5] , [6] , [7] , operation speed [12] , and power consumption [10] .
In memory design, a major achievement is Intel's 64-Mbit Strataflash flash memory device with multilevel storage capability, announced in 1997 [2] . Each memory cell consists of a single NOR transistor, implemented using 0.45-micron technology. Two bits of information are stored in a cell by charging the polysilicon floating gate of a transistor to four different levels. As a result, cell area is reduced and the unit cost is dropped to 47 cents per megabit, which is the lowest cost on the flash memory market at present.
Intel's announcement was followed by Mitsubishi's and SGSThomson's announcement on development of a 64-Mbit multilevel cell flash memory that will compete with Intel's device [3] . The production is expected to begin in the second half of 1999. This new 64-Mbit flash memory will aim to incorporate DiNOR's inherent speed and NOR's ability to scale down in voltage. The first device is expected to operate using a 3-volt power supply and achieve access speeds of 100 to 125 nanoseconds. SGS-Thomson and Mitsubishi are hoping to compete with Intel by using a 0.20-micron process technology and then migrating to 0.18-micron technology.
In logic design, among the recent relevant achievements are the multiple-valued full adder [8] , multiplier [9] , [10] , counter [11] , and A/D converter [12] . The annual IEEE Proceedings of the International Symposium on Multiple-Valued Logic provides the authoritative ongoing record of contributions in this area.
In this paper, we show that, besides enhancing circuit performance in terms of chip area, operation speed, and power consumption, multiple-valued logic circuits might also offer the benefit of easier testability. We study logic circuits realizing a modulo m sum-of-products canonical form of multiple-valued functions with m being a prime. So far, the applications of this canonical form to logic design have only been considered for the case m P. The circuits realizing modulo P sum-of-products canonical forms, usually called Reed-Muller canonical circuits, are known to be easily testable [13] , [14] , [15] . The upper bound on the number of tests required to detect all single stuck-at faults in such circuits is proven to be Qn R, where n is the number of primary inputs [13] . In this paper, we investigate the case of m b P, with m being a prime. We show that the upper bound on the number of tests required to detect all single stuck-at faults in a circuit realizing a function in modulo m sum-of-products canonical form is Pn R. Generalizing from the two-to the m-valued case, however, is a nontrivial problem because, for m b P, several new phenomena occur which allow us to reduce the upper bound on the number of tests required for fault detection, but make the generation of tests harder. We also show that, by adding to the circuit an extra multiplication modulo m gate with an observable output, the number of tests required to detect all single stuck-at faults in the circuit is reducible to four universal tests. Such a technique has been applied in the binary case as well [13] , but then the number of tests can only be reduced to n R, which is asymptotically worse as compared to the multiple-valued case.
The paper is organized as follows: Section 2 gives the background for the paper. In Section 3, the upper bound on the number of tests needed to detect all single stuck-at faults in a circuit realizing a function in modulo m sum-of-products canonical form is derived. Section 4 shows that, by adding an extra multiplication modulo m gate with an observable output to the circuit, the number of tests needed to detect all single stuck-at faults can be reduced to four. Section 5 concludes the paper.
PRELIMINARIES
We use the standard notation adopted in the areas of multiplevalued logic and testing. For a more detailed description, the reader is referred to [16] and [17] .
Modulo m Sum-of-Products Form
A multiple-valued logic functionfx I Y F F F Y x n is a mapping f X w n 3 w, where w X fHY IY F F F Y m À Ig is a totally ordered set and w n denotes the Cartesian product w Â w Â F F F Â w of n sets w. We say that fx I Y F F F Y x n is an n-variable m-valued function.
Cohn [19] has shown that, if m is a prime, then any n-variable m-valued function has a unique modulo m representation of the type: A modulo m sum-of-products form can be implemented by a logic circuit of the type shown in Fig. 1 . It consists of a linear cascade of two-input addition modulo m gates fed by multiplication modulo m gates, one corresponding to each product term of the expansion (1) with a nonzero constant
The input x H has the value of the constant H during normal operation and a value different from H during testing.
For example, the 3-variable 3-valued function
can be implemented by the circuit shown in Fig. 2 . The constant 1 is an identity element with respect to multiplication and can therefore be omitted. In the two-valued case, the expansion (1) reduces to the zero polarity Reed-Muller canonical form [20] , [21] . For m P, the addition modulo 2 is equivalent to the XOR and the multiplication modulo 2 is equivalent to the AND. The Reed-Muller canonical form often yields compact representations for the functions which are ªhardº for the conventional sum-of-product expansion over AND, OR, and NOT. It is shown to provide a suitable basis for the implementation of some practical Boolean functions with embedded XOR-logic [22] . The odd-parity function is an example of such a function. On one hand, it needs P nÀI products of n variables, each to be written as a sum-of-product expansion over AND, OR, and NOT. On the other hand, it can be expanded in the ReedMuller canonical form using only n products of one variable each, namely
Test Generation for Logic Circuits
A fault in an electrical circuit is a physical defect of one or more components, which can cause the circuit to malfunction. Many physical faults in electrical circuits can be modeled by a stuck-at fault logic model. In this kind of fault-model, it is assumed that any physical fault (such as, for example, short or open diode, broken wire between gates, etc.) can be modeled by a number of lines in the corresponding logic circuit permanently fixed at some logic level 0, 1, ..., or m À I. In this paper, we use the single stuck-at fault logic model, assuming that a single line in the circuit is fixed at a logic level 0, 1, ..., or m À I.
values of the input variables x I Y F F F Y x n is called test for a fault if and only if
where f I Y F F F Y n denotes the function describing the circuit in the presence of the fault . Such a test I Y F F F Y n is said to detect the fault .
In the traditional methods for fault detection, tests are applied to the circuit under test and the output responses are verified one by one. Any discrepancy detects a fault. A set of input vectors is called a test set for some set of faults p if the observation of the corresponding outputs allows the detection of every fault from p in the circuit.
If the circuit is not redundant, the set of m n possible input vectors is a test set of the circuit. However, if the circuit implementation is known, it is possible to construct test sets having less than m n elements. One of the objectives of testing is to construct minimal test sets. A test set is called minimal if no other test set is properly included in . The search for a minimal test set is usually carried out in two steps:
1. For each of the possible faults from p , generate the corresponding tests. 2. Find a minimal cover of the faults by a set of test vectors. It is proven by Reddy [13] that, for an n-input binary logic circuit implementing Reed-Muller canonical form, there exists a minimal test set for all single stuck-at faults of a maximum size Qn R. Sasao [18] has extended Reddy's result for the case of binary Generalized Reed-Muller circuits, in which the input variables are allowed to appear in both complemented and noncomplemented forms. In this paper, we extend Reddy's result for the multiple-valued case. First, we consider faults which occur on the primary inputs of the circuit.
PRIMARY INPUTS
In this section, we show that the number of tests which are needed to detect all stuck-at faults on primary inputs in a circuit realizing a modulo m sum-of-products form, as well as in an arbitrary m-valued combinational logic circuit realizing a function
Since the change in the value of x i from i to i causes a change in the value of f, the input vector
for all x i stuck-at faults which set the output of the circuit to a logic value different from
On the other hand, the input vector
for all x i stuck-at faults which set the output of the circuit to
Since i T i , these two cases cover all m single stuck-at faults on x i and, therefore, ft I Y t P g is a test set for all single stuck-at faults on x i . Repeating for n inputs, a set of Pn tests for all single stuck-at faults on primary inputs of an arbitrary m-valued combinational logic circuit, m b I, can be derived. For m P, the upper bound Pn can be reduced to a tighter upper bound Pn e , where n e is the number of primary inputs appearing in an even number of product terms in the Reed-Muller canonical form of the n-variable Boolean function being realized [13] . The following procedure is used to find the test set. For a primary input x i , all AND gates having x i as input are considered. From these, a gate q i with the minimal number of other inputs is selected. Further, two tests, t iI and t iP are defined in the following way:
. t iI X x i H, all other inputs of q i are 1 and all other primary inputs are 0; . t iP X x i I, all other inputs of q i are 1, and all other primary inputs are 0. The test t iI detects x i stuck-at-1 fault and the test t iP detects x i stuck-at-0 faults. The procedure is repeated for all n e inputs.
Unfortunately, this simple procedure cannot be used in the multiple-valued case for the following reason: In a modulo m sumof-products form, a variable x i can appear with m À I different powers. For m P, this makes m À I I. Therefore, for any x i , a single gate q i having x i as its input and depending on the minimal number of other inputs can be selected. By assigning all but x i inputs of q i to value 1, and all other primary inputs to 0, a single path from x i to the output is sensitized. So, the effect of a fault on x i can always be propagated to the output. On the other hand, if m b P, then m À I b I. Therefore, there may be more than one multiplication modulo m gate in the circuit, depending on x i and k other primary inputs. If these k primary inputs are assigned to 1 and the rest of the primary inputs to 0, then the effect of a fault on x i is propagated along multiple paths and thus may be canceled out by the addition modulo m cascade. For example, consider the circuit shown in Fig. 2 and suppose we generate tests for the primary input x I . All four multiplication modulo m gates have x I as input, but the first and the second gates depend on the minimal number of other primary inputs (x P only). If we set x P I and x Q H, then the circuit implements the function fx I Y IY H Ix P I È Px P I H, i.e., the output is not sensitive to x I . However, for the input assignment x P P and x Q H, the circuit implements the function fx I Y PY H Px P I È Px P I Ix P I and, thus, the output is sensitive to x I . Hence, in the case of m b P, all m k possible combinations of values for k primary inputs (not assigned to 0) should be examined to find out which one of them makes the output sensitive to x i . Such an assignment always exists, provided the circuit doesn't have redundant multiplication modulo m gates. The smaller the value of k, the easier it is to find the test for x i . In [1] , we proved that, for a random circuit implementing an m-valued n-variable function in modulo m sum-of-products form, the probability that k I is greater than 99.99 percent for any x i , provided n ! Q and m ! Q. We have also described in [1] a procedure for test generation for primary inputs, handling the specifics of the m-valued case.
In the next section, we consider the detection of internal faults, which, in the context of our circuit structure, consists of all faults other than those considered above on the primary input lines. This means that all of the inputs to the individual gates comprise the set of internal faults that we consider.
INTERNAL LINES
It is proven in [13] that, in the binary Reed-Muller circuit realization of an n-variable Boolean function, at most n R tests are required to detect all internal single stuck-at faults. The proof is constructive by showing that, independently of the function being realized, a set I P detects all internal single stuck-at faults.
I , consisting of four tests, is defined by the following table:
It detects all single faults on the inputs of XOR gates and all stuckat-0 faults on the inputs of AND gates. P is defined by P X ft PI Y t PP Y F F F Y t Pn g with the test t Pi having x i H and x j I for all i T j, where iY j P fIY F F F Y ng. It detects all stuck-at-1 faults on the inputs of AND gates. So, the n R tests in the test set I P detect all internal single stuck-at faults in a binary Reed-Muller circuit. It is also shown in [13] that, for XOR gates, these n R tests detect not only single stuck-at faults, but also other faults, changing the functionality of the XOR gate to any the 15 other two-variable functions. We use a similar approach to prove that, in the modulo m sumof-products circuit realization of an m-valued function, four tests are required to detect all internal single stuck-at faults. It might appear surprising that the multiple-valued case requires fewer tests than the two-valued one. Before giving the result, we explain the intuition behind this phenomenon.
Consider an n-input multiplication modulo m gate q with m being a prime. Let i P w be the value of the input variable x i , for i P fIY F F F Y ng. Since the cancellation law of multiplication holds for qp m [23] , for any Y Y P w, it holds that if T H and T , then T . Hence, if an input vector, I Y F F F Y n such that i T H for all i, is applied to q, then a change in the value of any single input x i causes a change in the value on the output. This implies that I Y F F F Y n is a test for all x i stukEtE i faults, where i denotes any value but i , i.e., i P w À f i g.
Similarly, to detect the remaining stukEtE i faults on each input x i , another input assignment I Y F F F Y n such that i T H and i T i for all i has to be applied to q. Hence, any two input assignments I Y F F F Y n and I Y F F F Y n such that i Y i T H and i T i for all i P fIY F F F Y ng, detect all single stuck-at faults on the inputs of a multiplication modulo m gate for m being a prime greater than two. It is easy to see why m P is an exception. In the two-valued case, there exists only one input assignment with all entries different from zero, namely II F F F I. Therefore, an n-input multiplication modulo 2 gate (AND gate) cannot be tested for all single stuck-at faults with only two input vectors.
Since the cancellation law of addition also holds for qp m, we can similarly show that any two input assignments I Y F F F Y n and I Y F F F Y n such that i T i for all i P fIY F F F Y ng detect all single stuck-at faults on the inputs of an n-input addition modulo m gate. Now, we give the main result of the section.
Theorem 1.
There exists a universal set of four tests which detects all single stuck-at faults on internal lines in the modulo m sum-ofproducts circuit realization of an m-valued function, with m being a prime greater than two.
Proof. The proof is constructive. Consider the set consisting of four tests defined by the following table:
Let us denote by i k and j k the inputs of the kth addition modulo m gate in the cascade, as shown in Fig. 1 .
The first test of results in applying HY H to each pair
i k Y j k , detecting all stukEtE, P w À fHg, faults on i k and j k . 2. The second test of results in applying ÃY k to each pair i k Y j k , where k is the constant (nonzero) which is fed into the kth multiplication modulo m gate and Ã denotes any value from w. It detects all j k stuck-at-0 faults. This test also detects all stukEtE, P w À fIg, faults on the inputs of the multiplication modulo m gates. 3. The third test of results in applying IY H to each pair i k Y j k , detecting all i k stuck-at-0 faults. 4. The fourth test of applies the value m À I to the inputs of multiplication modulo m gates, detecting all stuck-at-1 faults on them. Hence, the four tests completely test the internal lines for all single stuck-at faults. t u
The above theorem gives us the number of tests which are sufficient to detect all internal single stuck-at faults in a circuit realizing a modulo m sum-of-products form. Since the proof is constructive, it shows how to generate the test set itself. This test set is universal, i.e., independent of the function being realized.
Unfortunately, unlike the two-valued case, the test set , given by Theorem 1, cannot guarantee the detection of other than stuckat type faults in addition modulo m gates. For example, consider the addition modulo m gate in Fig. 1 , which is first in the cascade. If its functionality is changed to truncated sum function, defined by wx I Y x P wsxx I x P Y m À I, with ª+º being the regular arithmetic addition, then will not detect such a fault. The first test of applies HY H to i I Y j I . However, the addition modulo m function is equivalent to truncated sum function for these values, i.e., 
TESTABILITY BY HARDWARE REDUNDANCY
It is shown in [13] that, by providing a binary Reed-Muller circuit with an extra AND gate having an observable output, n R tests for internal lines also detect all single stuck-at faults on primary inputs. We show that a similar technique can be used to ensure that the four tests for internal lines given by Theorem 1 also detect all single stuck-at faults on primary inputs of a circuit realizing a modulo m sum-of-products form. Notice, that this is asymptotically better as compared to the binary case. Consider a modulo m sum-of-products circuit realization of an m-valued function fx I Y F F F Y x n having an extra multiplication modulo m gate q Ã depending on all input variables x I Y F F F Y x n and with an output g (Fig. 3) . If g is also observable, then two input assignments I Y F F F Y n and I Y F F F Y n such that i Y i T H and i T i for all i, detect all single stuck-at faults on the inputs of q Ã . These two tests also detect all single stuck-at faults on primary inputs x I Y F F F Y x n since a single path is sensitized from each x i to the output g. Observing the second and the fourth tests from the test set from Theorem 1: we see that the assignments for x I Y F F F Y x n satisfy the requirements i Y i T H, and i T i for all i P fIY F F F Y ng. Thus, the test set detects all single stuck-at faults on primary inputs as well as on the inputs of q Ã . So, by adding to the circuit an extra multiplication modulo m gate with an observable output, the number of tests needed to detect all single stuck-at faults is reducible to four.
CONCLUSION
In this paper, we extended the result of Reddy [13] to m-valued case, for m being a prime greater than two. We show that, for m b P, several new phenomena occur which allow us to reduce the upper bound on the number of tests required for fault detection to Pn R, but make the generation of tests harder. We also show that, by adding to the circuit an extra multiplication modulo m gate with an observable output, the number of tests required to detect all single stuck-at faults in the circuit is reducible to four universal tests, which is asymptotically better compared to the reduction obtained in binary case from applying a similar technique.
